

IN THE CLAIMS:

Please cancel claims 19 and 23 without prejudice or disclaimer.

Please amend the claims as follows:

1 3. (Twice Amended) A semiconductor device, comprising:
2 a first transistor having a first gate put between a first source and a first drain;
B2 3 a second transistor arranged adjacent to said first transistor, said second transistor
4 having a second gate put between a second source and a second drain;
5 a first dummy gate arranged between said first drain and said second source;
6 a second dummy gate arranged adjacent to said first source; and
7 a third dummy gate arranged adjacent to said second drain,
8 wherein said first and second gates, and said first, second and third dummy gates are
9 substantially evenly spaced, and
10 wherein said first dummy gate is arranged parallel to said first gate.

1 5. (Twice Amended) A semiconductor device comprising:
2 a first transistor having
B3 3 a first source,
4 a first drain,
5 a first gate arranged between said first source and said first drain,
6 a first contact hole formed on said first source and arranged at a first distance
7 from said first gate, and
8 a second contact hole formed on said first drain and arranged at a second
9 distance from said first gate, said second distance being the same as said first distance;
10 a second transistor having
11 a second source,
12 a second drain,

13 a second gate arranged between said second source and second drain,
14 a third contact hole formed on said second source and arranged at a third
15 distance from said second gate, and
16 a fourth contact hole formed on said second drain and arranged at a fourth
17 distance from said second gate, said fourth distance being the same as said third distance;
18 a first dummy gate set between said first drain and said second source;
19 a second dummy gate set next to said first source, and
20 a third dummy gate set next to said second drain,
21 wherein said first gate, said second gate, said third gate, said first dummy gate, said
22 second dummy gate, and said third dummy gate are substantially evenly spaced, and
23 wherein said first dummy gate is set parallel to said first gate.

B3 1 6. (Twice Amended) A semiconductor device including first and second transistors each
2 having a terminal commonly connected to a node, said device comprising:
3 a first gate electrode layer of said first transistor;
4 a first electrode layer of said first transistor coupled to a first contact hole;
5 a second electrode layer of said first transistor coupled to a second contact hole;
6 a second gate electrode layer of said second transistor, said second gate electrode layer
7 being electrically separated from said first gate electrode layer;
8 a third electrode layer of said second transistor coupled to a third contact hole;
9 a fourth electrode layer of said second transistor coupled to a fourth contact hole, said
10 fourth electrode layer electrically coupled to said second electrode layer as said terminal,
11 wherein said first gate electrode layer, said first electrode layer, said second electrode
12 layer, said second gate electrode layer, said third electrode layer, and said fourth electrode
13 layer are arranged so that a first distance between said first contact hole and said first gate
14 electrode layer is substantially the same as a second distance between said third contact hole
15 and said second gate electrode, and a third distance between said second contact hole and said
16 first gate electrode layer is substantially the same as a fourth distance between said fourth
17 contact hole and said second gate electrode layer while a mask for forming said first to fourth
18 contact holes is misaligned, and

B3
19 wherein said first electrode layer is a source of said first transistor, said second
20 electrode layer is a drain of said first transistor.

B4
8. (Amended) The device as claimed in claim 7, wherein said third electrode layer is a source
of said second transistor, and said fourth electrode layer is a drain of said second transistor.

1 11. (Twice Amended) A semiconductor device, comprising:
2 a first source diffusion region;
3 a first drain diffusion region;
4 a second source diffusion region;
5 a second drain diffusion region,
6 said first source diffusion region, said first drain diffusion region, said second source
7 diffusion region, and said second drain diffusion region being arranged in that order on a line
8 extending in a first direction, said first and second source diffusion regions and said first and
9 second drain diffusion regions being surrounded by an element isolation region;
B5 10 a first gate electrode formed between said first source and drain diffusion regions and
11 extending in a second direction;
12 a second gate electrode formed between said second source and drain diffusion
13 regions and extending in said second direction;
14 a first source electrode formed over said first source diffusion region and connected
15 with said first source diffusion region through a first contact hole;
16 a first drain electrode formed over said first drain diffusion region and connected with
17 said first drain diffusion region through a second contact hole;
18 a second source electrode formed over said second source diffusion region and
19 connected with said second source diffusion region through a third contact hole;
20 a second drain electrode formed over said second drain diffusion region and
21 connected with said second drain diffusion region through a fourth contact hole;
22 a first dummy gate electrode arranged between said first drain and said second source
23 electrodes on said element isolation region;
24 a second dummy gate electrode arranged on said element isolation region so that said

25 first source electrode is sandwiched between said second dummy gate electrode and said first
26 gate electrode; and

27 a third dummy gate electrode arranged on said element isolation region so that said
28 second drain electrode is sandwiched between said third dummy gate electrode and said
29 second gate electrode,

30 wherein a first distance between said first dummy gate electrode and said first gate
31 electrode and a second distance between said first dummy gate electrode and said second gate
32 electrode are substantially the same as each other.

12. (Amended) The device as claimed in claim 11, wherein a first transistor includes said first source diffusion region, said first drain diffusion region, and said first gate electrode as one of N channel transistor pair and a second transistor includes said second source diffusion region, said second drain diffusion region, and said second gate electrode as the other of said N channel transistor pair electrically to connect said first drain electrode with said second drain electrode.